FED-Shop
IPC-Richtlinien und FED-Dokumente zu Design, Leiterplatten- und Baugruppen-Fertigung jederzeit bequem bestellen
Bitte beachten Sie: Alle IPC-PDF-Dateien sind DRM-geschützt. Bitte benennen Sie daher unter "Anmerkungen" oder "Abweichende Lieferadresse" den User der Datei (Vor-, Nachname und E-Mail). Vom DRM-Schutz sind ausschließlich IPC Dokumente betroffen. Alle CDs und FED-Dokumente sind als offene Datei erhältlich. FAQ - DRM
J-STD-003C-WAM1&2 (Hardcopy)
Solderability Tests for Printed Boards
Englisch. Stand: Oktober 2012, 27 Seiten
J-STD-003C prescribes test methods, defect definitions and illustrations for assessing the solderability of printed board surface conductors, attachment lands and plated-through holes utilizing either tin-lead or lead-free solders. This standard is intended for use by both vendor and user. The objective of the solderability test methods described in this standard is to determine the ability of printed board surface conductors, attachment lands and plated-through holes to wet easily with solder and to withstand the rigors of the printed board assembly processes. This standard describes test methods by which both surface conductors (and attachment lands) and plated-through holes may be evaluated for solderability.
Revision "C" contains the latest information about gauge repeatability and reproducibility (GR&R) of solderability tests as well as updated illustrations.
