FED-Shop
IPC-Richtlinien und FED-Dokumente zu Design, Leiterplatten- und Baugruppen-Fertigung jederzeit bequem bestellen
Bitte beachten Sie: Alle IPC-PDF-Dateien sind DRM-geschützt. Bitte benennen Sie daher unter "Anmerkungen" oder "Abweichende Lieferadresse" den User der Datei (Vor-, Nachname und E-Mail). Vom DRM-Schutz sind ausschließlich IPC Dokumente betroffen. Alle CDs und FED-Dokumente sind als offene Datei erhältlich. FAQ - DRM
J-STD-003D (Hardcopy)
Solderability Tests for Printed Boards
Englisch. Stand: Januar 2023, 44 Seiten
The IPC J-STD-003D standard describes solderability determinations that are made to verify that the printed board fabrication processes and subsequent storage have had no adverse effect on the solderability of those portions of the printed board intended to be soldered. Solderability is determined by evaluation of a test specimen which has been processed as part of a panel of boards and subsequently removed for testing per the method selected. IPC J-STD-003D provides solderability test methods to determine the acceptance of printed board surface conductors, attachment lands, and plated-through holes to wet easily with solder, and to withstand the rigors of the printed board assembly processes.
